正基科技股份有限公司

AMPAK Technology Inc.

AP5256V

Evaluation Board User Manual

Address:
6F.-2, No. 23, Huanke 1st Rd., Zhubei City, Hsinchu County 302047,
Taiwan
http://www.ampak.com.tw

Revision

Revision	Date	Description	Revised By
0.1	2024/05/23	Initial released	Eason

Contents

1. EVB Introduction

AP5256V Evaluation board (EVB) likes as figure1. That is designed for IEEE802.11 a/b/g/n WLAN with integrated Bluetooth application. It is subject to provide a convenient environment for customer's verification on WiFi or Bluetooth function.



Figure1. Top view of AP5256V EVB

Interface highlights:

1. U200: AP5256V SIP module.
2. J1: UART interface connects with UART transport board for BT measuring
3. J15: Enable(H) or disable(L) Bluetooth, WiFi function
4. J19: VBAT power source.
5. J17: VDDIO power source.
6. J7: 5V DC mini USB input connector for SDIO interface.
7. J8: Standard SDIO interfaces for Wi-Fi performance measured.
8. S1: SMA connector let RF ANT1 signal in/out path(WiFi and Bluetooth share antenna for AP5256V), you could connect with RF cable or Dipole antenna.
9. J20: WL_VIO power path for 1V8 or 3V3 selection

2. WiFi Function Verification Step

2.1 WiFi SDIO

Using external pull up resistors depends on the SDIO supply voltage. The resistance range is 30 KΩ~40 KΩ on the four data lines and the CMD line as the following circuitry.



Figure2. WiFi verification connection interface to Host SDIO as using SDIO2.0



Figure3. EVB interface to HOST SDIO 2.0.



Figure4. EVB interface to HOST SDIO 3.0.

SDIO 2.0 Hardware Setup:

- ✧ Pull up voltage should be 3.3V, so make sure R103 is existed.

SDIO 3.0 Hardware Setup:

- ✧ Pull up voltage should be 1.8V, so make sure R102 is existed.
- ✧ C26/63/64/65/66/67, remove it.

2.2 SDIO Hardware Setup

- ❖ Refer to Figure2 SDIO pin definition connects the J8 interface of AP5256V evaluation board to Host SDIO control interface.
- ❖ Using pull high resistors (R6, R7, R10, R28, R29) that resistance is 30Kohm for 1.8V or 3.3V VDDIO pull up voltage. (Pull high resistors are un-necessary if at verification phase.)
- ❖ Connects an external antenna at SMA connector on the evaluation board.
- ❖ Note to the VDDIO voltage level should be the same with GPIO voltage level of Host CPU. (U7 is voltage level shift to 3.3V.)

2.3 WiFi Software Setup

- ❖ Please follow up software guideline of Ampak official released.

3. Bluetooth Function Verification Step



Figure5. Bluetooth verification connection interface to Host UART

Hardware Setup:

- Refer to Figure5 UART pin definition connects the J16 interface of AP6281 evaluation board to Host UART control interface.
- Connects an external antenna at SMA connector on the evaluation board.
- Note to the VDDIO voltage level should be the same as GPIO voltage level of Host CPU.

WiFi and Bluetooth software setup:

- Please follow up software guideline of Ampak official released.